1 Star 1 Fork 1

whik / UART_Demo_Verilog

Create your Gitee Account
Explore and code with more than 6 million developers,Free private repositories !:)
Sign up
This repository doesn't specify license. Without author's permission, this code is only for learning and cannot be used for other purposes.
Clone or download
Cancel
Notice: Creating folder will generate an empty file .keep, because not support in Git
Loading...
README.md

串口协议介绍及其Verilog实现

请参考我的博客文章:详解串行通信协议及其FPGA实现

代码工程下载

工程包含:

  • my_uart_rx:串口接收1个字节示例程序
  • uart_tx_8bit:串口发送1个字节示例程序
  • uart_tx_demo:串口每隔500ms循环发送0-9字符

推荐阅读:


我的博客:www.wangchaochao.top

或微信扫码关注我的公众号

Comments ( 0 )

Sign in for post a comment

About

基于Verilog实现的串口发送程序,带奇偶校验位。 spread retract
Cancel

Releases

No release

Contributors

All

Activities

load more
can not load any more
C
1
https://gitee.com/whik/UART_Demo_Verilog.git
git@gitee.com:whik/UART_Demo_Verilog.git
whik
UART_Demo_Verilog
UART_Demo_Verilog
master

Search