Score
0
Watch 6 Star 18 Fork 7

YouXiaoquan / VerilogHDL-TutorialVerilogGPL-2.0

Create your Gitee Account
Explore and code with more than 5 million developers,Free private repositories !:)
Sign up
FPGA&VerilogHDL应用设计教程,包括课程思维导图、各章实例、各实验源码、综合实验例程。 spread retract

Clone or download
Loading...
README.en.md

VerilogHDL-Tutorial

Description

FPGA&VerilogHDL应用设计教程,包括课程思维导图、各章实例、各实验源码、综合实验例程。

Software Architecture

Software architecture description

Installation

  1. xxxx
  2. xxxx
  3. xxxx

Instructions

  1. xxxx
  2. xxxx
  3. xxxx

Contribution

  1. Fork the repository
  2. Create Feat_xxx branch
  3. Commit your code
  4. Create Pull Request

Gitee Feature

  1. You can use Readme_XXX.md to support different languages, such as Readme_en.md, Readme_zh.md
  2. Gitee blog blog.gitee.com
  3. Explore open source project https://gitee.com/explore
  4. The most valuable open source project GVP
  5. The manual of Gitee https://gitee.com/help
  6. The most popular members https://gitee.com/gitee-stars/

Comments ( 2 )

Sign in for post a comment

Verilog
1
https://gitee.com/youxiaoquan/VerilogHDL-Tutorial.git
git@gitee.com:youxiaoquan/VerilogHDL-Tutorial.git
youxiaoquan
VerilogHDL-Tutorial
VerilogHDL-Tutorial
master

Search

231008 48f1a665 1899542 231017 9a6720c6 1899542