Sign in
Sign up
Explore
Enterprise
Education
Search
Help
Terms of use
About Us
Explore
Enterprise
Education
Gitee Premium
Gitee AI
AI teammates
Sign in
Sign up
Fetch the repository succeeded.
description of repo status
Open Source
>
Other
>
Operation System
&&
Donate
Please sign in before you donate.
Cancel
Sign in
Scan WeChat QR to Pay
Cancel
Complete
Prompt
Switch to Alipay.
OK
Cancel
Watch
Unwatch
Watching
Releases Only
Ignoring
128
Star
73
Fork
330
src-openEuler
/
kernel
Closed
Code
Issues
1197
Pull Requests
35
Wiki
Insights
Pipelines
Service
JavaDoc
PHPDoc
Quality Analysis
Jenkins for Gitee
Tencent CloudBase
Tencent Cloud Serverless
悬镜安全
Aliyun SAE
Codeblitz
SBOM
DevLens
Don’t show this again
Update failed. Please try again later!
Remove this flag
Content Risk Flag
This task is identified by
as the content contains sensitive information such as code security bugs, privacy leaks, etc., so it is only accessible to contributors of this repository.
[20.03-lts-sp4]Add the feature of pcie PTT and Add support 4TB bar
Done
#I8ATME
Task
YangYunYi
Opened this issue
2023-10-25 16:08
<!-- #请根据issue的类型在标题左侧下拉框中选择对应的选项(需求、缺陷或CVE等)--> <!-- #请根据issue相关的版本在里程碑中选择对应的节点,若是与版本无关,请选择“不关联里程碑”--> 1. PCIe PTT feature The PCIe trace and tuning (PTT) function is used to debug and optimize the parameters of a specific PCIe link, filter the TLP packet headers on a specific link, and trace and record the TLP packet headers. It provides support for developers to debug, monitor, and optimize PCIe links. The main functions are as follows: - Tuning: Parameters of a specified link are supported. (Link Credit, Link DLLP policy, Buffer threshold setting, and data path QoS) Optimize the settings. - Trace: Traces and records packets sent and received by a specified function to the memory, and filters packets of a specified type (Post, nonPost, or Completion). To implement the preceding features: - the driver needs to be modified to support the PCIe Tune and Trace functions, and the corresponding documents need to be provided. - the SMMU needs to support PTT DMA quirk. - perf tools needs to support PTT trace. 2. PCIe 4 TB BAR function Some devices require 4 TB BAR space to meet the address requirements on the card side. Reserve a certain amount of space for future expansion and increase the space to 8 TB. Currently, the Linux kernel supports a maximum of 128 GB BAR devices and does not support 4 TB BAR allocation. Therefore, the kernel PCI resource management is modified and the BIOS 64-bit memory window is customized. **Patch information:** |name | Patch Description |Modification Type| Issue| |---|---|---|----| |PCI: Support BAR sizes up to 8TB |The bar size supported by some PCIe cards may reach 4 TB or 8 TB. However, the maximum bar size supported by the current kernel is 128 GB. Therefore, the maximum bar size supported by PCIe cards is changed. |无冲突|https://gitee.com/openeuler/kernel/issues/I6XOIU| |MAINTAINERS: Add maintainer for HiSilicon PTT driver |Add the maintainers involved in the hisi pcie ptt function. |仅修改maintainer文件|https://gitee.com/openeuler/kernel/issues/I5RP8T| |docs: trace: Add HiSilicon PTT device driver documentation |Add the documents the hisi pcie ptt function.| 新增特性文档|https://gitee.com/openeuler/kernel/issues/I5RP8T| |genirq: Export affinity setter for modules |The irq_set_affinity() interface needs to be invoked in the hisi pcie ptt function. However, this interface is a static interface. Therefore, it is changed to a normal interface. |无冲突|https://gitee.com/openeuler/kernel/issues/I5RP8T| |iommu: Add def_domain_type() callback in iommu_ops| Modify device_domain_type() callback in the iommu_ops, so that any special requirement of default domain for a device could be aware by the iommu generic layer.|合并时存在冲突|https://gitee.com/openeuler/kernel/issues/I5RP8T| |iommu/arm-smmu-v3: Make default domain type of HiSilicon PTT device to identity | Add a quirk for the device to force the domain as passthrough. |合并时存在冲突|https://gitee.com/openeuler/kernel/issues/I5RP8T| |iommu/arm-smmu-v3: Integrate the function for obtain.| When the CONFIG_SMMU_BYPASS_DEV macro is enabled, the obtaining of domain type is encapsulated as a function as a step in arm_smmu_device_domian_type function..|合并时存在冲突|https://gitee.com/openeuler/kernel/issues/I5RP8T| |hwtracing: hisi_ptt: Add trace function support for HiSilicon PCIe Tune and Trace device |Add the driver for the device to enable the trace function.| 仅修改驱动文件,无冲突|https://gitee.com/openeuler/kernel/issues/I63WFC | |hwtracing: hisi_ptt: Add tune function support for HiSilicon PCIe Tune and Trace device |Add tune function for the HiSilicon Tune and Trace device. The interface of tune is exposed through sysfs attributes of PTT PMU device. |仅修改驱动文件,无冲突|https://gitee.com/openeuler/kernel/issues/I5RP8T| |hwtracing: hisi_ptt: Fix up for "iommu/dma: Make header private" |Fix the error of include private header file. |仅修改驱动文件,无冲突|https://gitee.com/openeuler/kernel/issues/I5RP8T| |hwtracing: hisi_ptt: Only add the supported devices to the filters list| The PTT device can only filter the devices on the same PCIe core, within BDF range [lower_bdf, upper_bdf]. Add the miss checking when initialize the filters list. |仅修改驱动文件,无冲突|https://gitee.com/openeuler/kernel/issues/I60FNG | |hwtracing: hisi_ptt: Factor out filter allocation and release operation |Factor out the allocation and release of filters. This will make it easier to extend and manage the function of the filter.| 仅修改驱动文件,无冲突|https://gitee.com/openeuler/kernel/issues/I7BZYX |hwtracing: hisi_ptt: Add support for dynamically updating the filter list| Add support for dynamically updating the available filter list by registering a PCI bus notifier block. |仅修改驱动文件,无冲突|https://gitee.com/openeuler/kernel/issues/I7BZYX| |hwtracing: hisi_ptt: Export available filters through sysfs| Export the available filters through sysfs. Each available filters is presented as an individual file with the name of the BDF number of the related PCIe device. |仅修改驱动文件,无冲突|https://gitee.com/openeuler/kernel/issues/I7BZYX | |hwtracing: hisi_ptt: Advertise PERF_PMU_CAP_NO_EXCLUDE for PTT PMU |The PTT trace collects PCIe TLP headers from the PCIe link and don't have the ability to exclude certain context. It doesn't support itrace as well. So only advertise PERF_PMU_CAP_NO_EXCLUDE. | 仅修改驱动文件,无冲突|https://gitee.com/openeuler/kernel/issues/I7BZYX | |hwtracing: hisi_ptt: Fix potential sleep in atomic context |Cached the interrupt number in the probe() and uses the cached data instead to avoid potential sleep.| 仅修改驱动文件,无冲突|https://gitee.com/openeuler/kernel/issues/I7BZYX | |hwtracing: hisi_ptt: Keep to advertise PERF_PMU_CAP_EXCLUSIVE |Keep to advertise PERF_PMU_CAP_EXCLUSIVE. Such pmus can only have one event scheduled at a time, and the perf tool will report device busy. |仅修改驱动文件,无冲突|https://gitee.com/openeuler/kernel/issues/I7F2F2| |hwtracing: hisi_ptt: Add dummy callback pmu::read()| When the perf is tracing hisi_ptt pmu and then stopped immediately with "ctrl + c". the perf will call pmu::read() to updata trace data |仅修改驱动文件,无冲突|https://gitee.com/openeuler/kernel/issues/I7F2F2| |config: arm64: Enable config of hisi ptt | Set CONFIG_HISI_PTT to m | 仅修改openeuler_defconfig | https://gitee.com/openeuler/kernel/issues/I7F2F2|
<!-- #请根据issue的类型在标题左侧下拉框中选择对应的选项(需求、缺陷或CVE等)--> <!-- #请根据issue相关的版本在里程碑中选择对应的节点,若是与版本无关,请选择“不关联里程碑”--> 1. PCIe PTT feature The PCIe trace and tuning (PTT) function is used to debug and optimize the parameters of a specific PCIe link, filter the TLP packet headers on a specific link, and trace and record the TLP packet headers. It provides support for developers to debug, monitor, and optimize PCIe links. The main functions are as follows: - Tuning: Parameters of a specified link are supported. (Link Credit, Link DLLP policy, Buffer threshold setting, and data path QoS) Optimize the settings. - Trace: Traces and records packets sent and received by a specified function to the memory, and filters packets of a specified type (Post, nonPost, or Completion). To implement the preceding features: - the driver needs to be modified to support the PCIe Tune and Trace functions, and the corresponding documents need to be provided. - the SMMU needs to support PTT DMA quirk. - perf tools needs to support PTT trace. 2. PCIe 4 TB BAR function Some devices require 4 TB BAR space to meet the address requirements on the card side. Reserve a certain amount of space for future expansion and increase the space to 8 TB. Currently, the Linux kernel supports a maximum of 128 GB BAR devices and does not support 4 TB BAR allocation. Therefore, the kernel PCI resource management is modified and the BIOS 64-bit memory window is customized. **Patch information:** |name | Patch Description |Modification Type| Issue| |---|---|---|----| |PCI: Support BAR sizes up to 8TB |The bar size supported by some PCIe cards may reach 4 TB or 8 TB. However, the maximum bar size supported by the current kernel is 128 GB. Therefore, the maximum bar size supported by PCIe cards is changed. |无冲突|https://gitee.com/openeuler/kernel/issues/I6XOIU| |MAINTAINERS: Add maintainer for HiSilicon PTT driver |Add the maintainers involved in the hisi pcie ptt function. |仅修改maintainer文件|https://gitee.com/openeuler/kernel/issues/I5RP8T| |docs: trace: Add HiSilicon PTT device driver documentation |Add the documents the hisi pcie ptt function.| 新增特性文档|https://gitee.com/openeuler/kernel/issues/I5RP8T| |genirq: Export affinity setter for modules |The irq_set_affinity() interface needs to be invoked in the hisi pcie ptt function. However, this interface is a static interface. Therefore, it is changed to a normal interface. |无冲突|https://gitee.com/openeuler/kernel/issues/I5RP8T| |iommu: Add def_domain_type() callback in iommu_ops| Modify device_domain_type() callback in the iommu_ops, so that any special requirement of default domain for a device could be aware by the iommu generic layer.|合并时存在冲突|https://gitee.com/openeuler/kernel/issues/I5RP8T| |iommu/arm-smmu-v3: Make default domain type of HiSilicon PTT device to identity | Add a quirk for the device to force the domain as passthrough. |合并时存在冲突|https://gitee.com/openeuler/kernel/issues/I5RP8T| |iommu/arm-smmu-v3: Integrate the function for obtain.| When the CONFIG_SMMU_BYPASS_DEV macro is enabled, the obtaining of domain type is encapsulated as a function as a step in arm_smmu_device_domian_type function..|合并时存在冲突|https://gitee.com/openeuler/kernel/issues/I5RP8T| |hwtracing: hisi_ptt: Add trace function support for HiSilicon PCIe Tune and Trace device |Add the driver for the device to enable the trace function.| 仅修改驱动文件,无冲突|https://gitee.com/openeuler/kernel/issues/I63WFC | |hwtracing: hisi_ptt: Add tune function support for HiSilicon PCIe Tune and Trace device |Add tune function for the HiSilicon Tune and Trace device. The interface of tune is exposed through sysfs attributes of PTT PMU device. |仅修改驱动文件,无冲突|https://gitee.com/openeuler/kernel/issues/I5RP8T| |hwtracing: hisi_ptt: Fix up for "iommu/dma: Make header private" |Fix the error of include private header file. |仅修改驱动文件,无冲突|https://gitee.com/openeuler/kernel/issues/I5RP8T| |hwtracing: hisi_ptt: Only add the supported devices to the filters list| The PTT device can only filter the devices on the same PCIe core, within BDF range [lower_bdf, upper_bdf]. Add the miss checking when initialize the filters list. |仅修改驱动文件,无冲突|https://gitee.com/openeuler/kernel/issues/I60FNG | |hwtracing: hisi_ptt: Factor out filter allocation and release operation |Factor out the allocation and release of filters. This will make it easier to extend and manage the function of the filter.| 仅修改驱动文件,无冲突|https://gitee.com/openeuler/kernel/issues/I7BZYX |hwtracing: hisi_ptt: Add support for dynamically updating the filter list| Add support for dynamically updating the available filter list by registering a PCI bus notifier block. |仅修改驱动文件,无冲突|https://gitee.com/openeuler/kernel/issues/I7BZYX| |hwtracing: hisi_ptt: Export available filters through sysfs| Export the available filters through sysfs. Each available filters is presented as an individual file with the name of the BDF number of the related PCIe device. |仅修改驱动文件,无冲突|https://gitee.com/openeuler/kernel/issues/I7BZYX | |hwtracing: hisi_ptt: Advertise PERF_PMU_CAP_NO_EXCLUDE for PTT PMU |The PTT trace collects PCIe TLP headers from the PCIe link and don't have the ability to exclude certain context. It doesn't support itrace as well. So only advertise PERF_PMU_CAP_NO_EXCLUDE. | 仅修改驱动文件,无冲突|https://gitee.com/openeuler/kernel/issues/I7BZYX | |hwtracing: hisi_ptt: Fix potential sleep in atomic context |Cached the interrupt number in the probe() and uses the cached data instead to avoid potential sleep.| 仅修改驱动文件,无冲突|https://gitee.com/openeuler/kernel/issues/I7BZYX | |hwtracing: hisi_ptt: Keep to advertise PERF_PMU_CAP_EXCLUSIVE |Keep to advertise PERF_PMU_CAP_EXCLUSIVE. Such pmus can only have one event scheduled at a time, and the perf tool will report device busy. |仅修改驱动文件,无冲突|https://gitee.com/openeuler/kernel/issues/I7F2F2| |hwtracing: hisi_ptt: Add dummy callback pmu::read()| When the perf is tracing hisi_ptt pmu and then stopped immediately with "ctrl + c". the perf will call pmu::read() to updata trace data |仅修改驱动文件,无冲突|https://gitee.com/openeuler/kernel/issues/I7F2F2| |config: arm64: Enable config of hisi ptt | Set CONFIG_HISI_PTT to m | 仅修改openeuler_defconfig | https://gitee.com/openeuler/kernel/issues/I7F2F2|
Comments (
1
)
Sign in
to comment
Status
Done
Backlog
Doing
Done
Declined
Assignees
Not set
Labels
sig/Kernel
Not set
Projects
Unprojected
Unprojected
Pull Requests
None yet
None yet
Successfully merging a pull request will close this issue.
Branches
No related branch
Branches (
-
)
Tags (
-
)
Planed to start   -   Planed to end
-
Top level
Not Top
Top Level: High
Top Level: Medium
Top Level: Low
Priority
Not specified
Serious
Main
Secondary
Unimportant
Duration
(hours)
参与者(2)
1
https://gitee.com/src-openeuler/kernel.git
git@gitee.com:src-openeuler/kernel.git
src-openeuler
kernel
kernel
Going to Help Center
Search
Git 命令在线学习
如何在 Gitee 导入 GitHub 仓库
Git 仓库基础操作
企业版和社区版功能对比
SSH 公钥设置
如何处理代码冲突
仓库体积过大,如何减小?
如何找回被删除的仓库数据
Gitee 产品配额说明
GitHub仓库快速导入Gitee及同步更新
什么是 Release(发行版)
将 PHP 项目自动发布到 packagist.org
Comment
Repository Report
Back to the top
Login prompt
This operation requires login to the code cloud account. Please log in before operating.
Go to login
No account. Register