2 Star 0 Fork 1

skyADMIN/EDA-digital-clock

加入 Gitee
与超过 1200万 开发者一起发现、参与优秀开源项目,私有仓库也完全免费 :)
免费加入
该仓库未声明开源许可证文件(LICENSE),使用请关注具体项目描述及其代码上游依赖。
克隆/下载
digital-clock.map.smsg 655 Bytes
一键复制 编辑 原始数据 按行查看 历史
skyADMIN 提交于 2015-08-24 19:06 . 要疯了。
Warning (10268): Verilog HDL information at digitalclock.v(118): always construct contains both blocking and non-blocking assignments
Warning (10268): Verilog HDL information at digitalclock.v(164): always construct contains both blocking and non-blocking assignments
Warning (10268): Verilog HDL information at digitalclock.v(190): always construct contains both blocking and non-blocking assignments
Warning (10268): Verilog HDL information at LED.v(10): always construct contains both blocking and non-blocking assignments
Warning (10268): Verilog HDL information at LED.v(21): always construct contains both blocking and non-blocking assignments
马建仓 AI 助手
尝试更多
代码解读
代码找茬
代码优化
1
https://gitee.com/skyADMIN/EDA-digital-clock.git
git@gitee.com:skyADMIN/EDA-digital-clock.git
skyADMIN
EDA-digital-clock
EDA-digital-clock
master

搜索帮助