2116178 lvcs 1637255225
22
西安交通大学FPGA专题实验 数字钟和出租车计价器
VHDL
1年前
5440949 yuanbo peng 1578986769
0
This project is to implement a combination lock on the FPGA board using VHDL language and finite state machine. There are some possible solutions are provided to address the problems including debounce, random number generation and combination check.
VHDL
3年多前

搜索帮助

14c37bed 8189591 565d56ea 8189591