a reference project for simulation/debug xilinx mig_axi_ddr3 with vcs/verdi
logic synthesis backend fork from berkeley-abc and try to sync. with its main line.
logic synthesis tool for FPGA & ASIC design fork from github/yosysHQ/yosys.git and try to sync with main line.