• 1
• 0
• 0

riple/ovs-hw

Forked from sora/ovs-hw An open source hardware engine for Open vSwitch on FPGA

• 1
• 0
• 0

riple/SpinalDoc-RTD

The sources of the online SpinalHDL doc

• 1
• 0
• 0

riple/SpinalWorkshop

Labs to learn SpinalHDL

• 1
• 0
• 0

riple/triple-speed-ethernet-tester

10/100/1000M Ethernet tester

• 1
• 1
• 1

riple/Spinal-bootcamp

SpinalHDL-tutorial based on Jupyter Notebook

• 1
• 0
• 0

riple/SpinalTemplateSbt

A basic SpinalHDL project

• 1
• 0
• 0

riple/VexRiscv

A FPGA friendly 32 bit RISC-V CPU implementation

• 1
• 0
• 0

riple/timespec

• 1
• 0
• 0

riple/opae-sdk

Open Programmable Acceleration Engine

• 1
• 0
• 0

riple/verilog-pcie

• 1
• 0
• 0

riple/verilog-ethernet

• 1
• 0
• 0

riple/verilog-axis

• 1
• 0
• 0

riple/verilog-axi

• 1
• 0
• 0

riple/opae.github.io

opae.github.io

• 1
• 0
• 0

riple/corundum

Open source, high performance, FPGA-based NIC

• 1
• 0
• 0

riple/intel-fpga-bbb

Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs

• 1
• 0
• 0

riple/SpinalHDL

Scala based HDL

• 1
• 0
• 0

riple/verilator

Verilator open-source SystemVerilog simulator and lint system

• 1
• 0
• 0

riple/EasyGX Qsys PCIe Study

Study PCIe, using EasyGX dev-board