代码拉取完成,页面将自动刷新
<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">
<!-- -->
<!-- For tool use only. Do not edit. -->
<!-- -->
<!-- ProjectNavigator created generated project file. -->
<!-- For use in tracking generated file and other information -->
<!-- allowing preservation of process status. -->
<!-- -->
<!-- Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved. -->
<version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>
<sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="UART_Demo_Verilog.xise"/>
<files xmlns="http://www.xilinx.com/XMLSchema">
<file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
<file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
<file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
<file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
<file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="my_uart_rx_stx_beh.prj"/>
<file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="my_uart_rx_tb_isim_beh.exe"/>
<file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="my_uart_rx_tb_stx_beh.prj"/>
<file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="uart_tx_8bit_tb_isim_beh.exe"/>
<file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="uart_tx_8bit_tb_stx_beh.prj"/>
<file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="uart_tx_demo_tb_beh.prj"/>
<file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="uart_tx_demo_tb_isim_beh.exe"/>
<file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="uart_tx_demo_tb_isim_beh.wdb"/>
<file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
</files>
<transforms xmlns="http://www.xilinx.com/XMLSchema">
<transform xil_pn:end_ts="1566129297" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1566129297">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
</transform>
<transform xil_pn:end_ts="1566559360" xil_pn:in_ck="4548913797685829157" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1566559360">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
<outfile xil_pn:name="HDL/my_uart_rx.v"/>
<outfile xil_pn:name="HDL/my_uart_rx_tb.v"/>
<outfile xil_pn:name="HDL/uart_tx_8bit.v"/>
<outfile xil_pn:name="HDL/uart_tx_8bit_tb.v"/>
<outfile xil_pn:name="HDL/uart_tx_demo.v"/>
<outfile xil_pn:name="HDL/uart_tx_demo_tb.v"/>
</transform>
<transform xil_pn:end_ts="1566559360" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6967272896663262999" xil_pn:start_ts="1566559360">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
</transform>
<transform xil_pn:end_ts="1566559360" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8206386595971824853" xil_pn:start_ts="1566559360">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
</transform>
<transform xil_pn:end_ts="1566129297" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5540442664460691688" xil_pn:start_ts="1566129297">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
</transform>
<transform xil_pn:end_ts="1566559361" xil_pn:in_ck="4548913797685829157" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1566559360">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
<outfile xil_pn:name="HDL/my_uart_rx.v"/>
<outfile xil_pn:name="HDL/my_uart_rx_tb.v"/>
<outfile xil_pn:name="HDL/uart_tx_8bit.v"/>
<outfile xil_pn:name="HDL/uart_tx_8bit_tb.v"/>
<outfile xil_pn:name="HDL/uart_tx_demo.v"/>
<outfile xil_pn:name="HDL/uart_tx_demo_tb.v"/>
</transform>
<transform xil_pn:end_ts="1566559366" xil_pn:in_ck="4548913797685829157" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8214492361355235245" xil_pn:start_ts="1566559361">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
<status xil_pn:value="OutOfDateForProperties"/>
<status xil_pn:value="OutOfDateForOutputs"/>
<status xil_pn:value="OutputChanged"/>
<outfile xil_pn:name="fuse.log"/>
<outfile xil_pn:name="isim"/>
<outfile xil_pn:name="isim.log"/>
<outfile xil_pn:name="uart_tx_demo_tb_beh.prj"/>
<outfile xil_pn:name="uart_tx_demo_tb_isim_beh.exe"/>
<outfile xil_pn:name="xilinxsim.ini"/>
</transform>
<transform xil_pn:end_ts="1566559366" xil_pn:in_ck="7787592764972238654" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3941622807282174256" xil_pn:start_ts="1566559366">
<status xil_pn:value="SuccessfullyRun"/>
<status xil_pn:value="ReadyToRun"/>
<status xil_pn:value="OutOfDateForProperties"/>
<status xil_pn:value="OutOfDateForPredecessor"/>
<status xil_pn:value="OutOfDateForOutputs"/>
<status xil_pn:value="OutputChanged"/>
<outfile xil_pn:name="isim.cmd"/>
<outfile xil_pn:name="isim.log"/>
<outfile xil_pn:name="uart_tx_demo_tb_isim_beh.wdb"/>
</transform>
</transforms>
</generated_project>
此处可能存在不合适展示的内容,页面不予展示。您可通过相关编辑功能自查并修改。
如您确认内容无涉及 不当用语 / 纯广告导流 / 暴力 / 低俗色情 / 侵权 / 盗版 / 虚假 / 无价值内容或违法国家有关法律法规的内容,可点击提交进行申诉,我们将尽快为您处理。