Ai
1 Star 0 Fork 0

zdevt/1bitSDR

加入 Gitee
与超过 1200万 开发者一起发现、参与优秀开源项目,私有仓库也完全免费 :)
免费加入
文件
克隆/下载
Multiplier.v 54.30 KB
一键复制 编辑 原始数据 按行查看 历史
Alberto Garlassi 提交于 2020-04-06 03:09 +08:00 . Initial commit
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311
/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.11.0.396.4 */
/* Module Version: 4.9 */
/* C:\lscc\diamond\3.11_x64\ispfpga\bin\nt64\scuba.exe -w -n Multiplier -lang verilog -synth lse -bus_exp 7 -bb -arch xo2c00 -type dspmult -simple_portname -pfu_mult -widtha 12 -widthb 12 -widthp 24 -signed -PL_stages 1 -input_reg -output_reg -clk0 -ce0 -rst0 */
/* Fri Jan 10 19:55:33 2020 */
`timescale 1 ns / 1 ps
module Multiplier (Clock, ClkEn, Aclr, DataA, DataB, Result)/* synthesis NGD_DRC_MASK=1 */;
input wire Clock;
input wire ClkEn;
input wire Aclr;
input wire [11:0] DataA;
input wire [11:0] DataB;
output wire [23:0] Result;
wire rego_o_0;
wire rego_o_1;
wire rego_o_2;
wire rego_o_3;
wire rego_o_4;
wire rego_o_5;
wire rego_o_6;
wire rego_o_7;
wire f_Multiplier_0_pp_0_0;
wire Multiplier_0_pp_0_0;
wire f_Multiplier_0_pp_0_1;
wire f_s_Multiplier_0_0_2;
wire f_s_Multiplier_0_0_3;
wire Multiplier_0_pp_2_4;
wire Multiplier_0_pp_4_8;
wire s_Multiplier_0_0_2;
wire Multiplier_0_pp_1_2;
wire s_Multiplier_0_0_3;
wire s_Multiplier_0_0_4;
wire co_Multiplier_0_0_1;
wire s_Multiplier_0_0_5;
wire s_Multiplier_0_0_6;
wire co_Multiplier_0_0_2;
wire s_Multiplier_0_0_7;
wire s_Multiplier_0_0_8;
wire co_Multiplier_0_0_3;
wire s_Multiplier_0_0_9;
wire s_Multiplier_0_0_10;
wire co_Multiplier_0_0_4;
wire s_Multiplier_0_0_11;
wire s_Multiplier_0_0_12;
wire co_Multiplier_0_0_5;
wire s_Multiplier_0_0_13;
wire s_Multiplier_0_0_14;
wire co_Multiplier_0_0_6;
wire Multiplier_0_pp_0_13;
wire s_Multiplier_0_0_15;
wire s_Multiplier_0_0_16;
wire co_Multiplier_0_0_7;
wire Multiplier_0_pp_1_15;
wire s_Multiplier_0_0_17;
wire co_Multiplier_0_0_8;
wire s_Multiplier_0_1_6;
wire Multiplier_0_pp_3_6;
wire s_Multiplier_0_1_7;
wire s_Multiplier_0_1_8;
wire co_Multiplier_0_1_1;
wire s_Multiplier_0_1_9;
wire s_Multiplier_0_1_10;
wire co_Multiplier_0_1_2;
wire s_Multiplier_0_1_11;
wire s_Multiplier_0_1_12;
wire co_Multiplier_0_1_3;
wire s_Multiplier_0_1_13;
wire s_Multiplier_0_1_14;
wire co_Multiplier_0_1_4;
wire s_Multiplier_0_1_15;
wire s_Multiplier_0_1_16;
wire co_Multiplier_0_1_5;
wire s_Multiplier_0_1_17;
wire s_Multiplier_0_1_18;
wire co_Multiplier_0_1_6;
wire Multiplier_0_pp_2_17;
wire s_Multiplier_0_1_19;
wire s_Multiplier_0_1_20;
wire co_Multiplier_0_1_7;
wire Multiplier_0_pp_3_19;
wire s_Multiplier_0_1_21;
wire co_Multiplier_0_1_8;
wire s_Multiplier_0_2_10;
wire Multiplier_0_pp_5_10;
wire s_Multiplier_0_2_11;
wire s_Multiplier_0_2_12;
wire co_Multiplier_0_2_1;
wire s_Multiplier_0_2_13;
wire s_Multiplier_0_2_14;
wire co_Multiplier_0_2_2;
wire s_Multiplier_0_2_15;
wire s_Multiplier_0_2_16;
wire co_Multiplier_0_2_3;
wire s_Multiplier_0_2_17;
wire s_Multiplier_0_2_18;
wire co_Multiplier_0_2_4;
wire s_Multiplier_0_2_19;
wire s_Multiplier_0_2_20;
wire co_Multiplier_0_2_5;
wire s_Multiplier_0_2_21;
wire s_Multiplier_0_2_22;
wire co_Multiplier_0_2_6;
wire Multiplier_0_pp_4_21;
wire s_Multiplier_0_2_23;
wire co_Multiplier_0_2_8;
wire co_Multiplier_0_2_7;
wire Multiplier_0_pp_5_23;
wire s_Multiplier_0_3_4;
wire f_Multiplier_0_pp_2_4;
wire f_s_Multiplier_0_0_4;
wire s_Multiplier_0_3_5;
wire s_Multiplier_0_3_6;
wire co_Multiplier_0_3_1;
wire f_Multiplier_0_pp_2_5;
wire f_s_Multiplier_0_1_6;
wire f_s_Multiplier_0_0_5;
wire f_s_Multiplier_0_0_6;
wire s_Multiplier_0_3_7;
wire co_Multiplier_0_3_2;
wire f_s_Multiplier_0_1_7;
wire f_s_Multiplier_0_1_8;
wire f_s_Multiplier_0_0_7;
wire f_s_Multiplier_0_0_8;
wire co_Multiplier_0_3_3;
wire f_s_Multiplier_0_1_9;
wire f_s_Multiplier_0_1_10;
wire f_s_Multiplier_0_0_9;
wire f_s_Multiplier_0_0_10;
wire co_Multiplier_0_3_4;
wire f_s_Multiplier_0_1_11;
wire f_s_Multiplier_0_1_12;
wire f_s_Multiplier_0_0_11;
wire f_s_Multiplier_0_0_12;
wire co_Multiplier_0_3_5;
wire f_s_Multiplier_0_1_13;
wire f_s_Multiplier_0_1_14;
wire f_s_Multiplier_0_0_13;
wire f_s_Multiplier_0_0_14;
wire co_Multiplier_0_3_6;
wire f_s_Multiplier_0_1_15;
wire f_s_Multiplier_0_1_16;
wire f_s_Multiplier_0_0_15;
wire f_s_Multiplier_0_0_16;
wire co_Multiplier_0_3_7;
wire f_s_Multiplier_0_1_17;
wire f_s_Multiplier_0_1_18;
wire f_s_Multiplier_0_0_17;
wire co_Multiplier_0_3_8;
wire f_s_Multiplier_0_1_19;
wire f_s_Multiplier_0_1_20;
wire co_Multiplier_0_3_9;
wire f_s_Multiplier_0_1_21;
wire co_Multiplier_0_3_10;
wire rego_o_8;
wire f_Multiplier_0_pp_4_8;
wire s_Multiplier_0_3_8;
wire rego_o_9;
wire rego_o_10;
wire co_t_Multiplier_0_4_1;
wire f_Multiplier_0_pp_4_9;
wire f_s_Multiplier_0_2_10;
wire s_Multiplier_0_3_9;
wire s_Multiplier_0_3_10;
wire rego_o_11;
wire rego_o_12;
wire co_t_Multiplier_0_4_2;
wire f_s_Multiplier_0_2_11;
wire f_s_Multiplier_0_2_12;
wire s_Multiplier_0_3_11;
wire s_Multiplier_0_3_12;
wire rego_o_13;
wire rego_o_14;
wire co_t_Multiplier_0_4_3;
wire f_s_Multiplier_0_2_13;
wire f_s_Multiplier_0_2_14;
wire s_Multiplier_0_3_13;
wire s_Multiplier_0_3_14;
wire rego_o_15;
wire rego_o_16;
wire co_t_Multiplier_0_4_4;
wire f_s_Multiplier_0_2_15;
wire f_s_Multiplier_0_2_16;
wire s_Multiplier_0_3_15;
wire s_Multiplier_0_3_16;
wire rego_o_17;
wire rego_o_18;
wire co_t_Multiplier_0_4_5;
wire f_s_Multiplier_0_2_17;
wire f_s_Multiplier_0_2_18;
wire s_Multiplier_0_3_17;
wire s_Multiplier_0_3_18;
wire rego_o_19;
wire rego_o_20;
wire co_t_Multiplier_0_4_6;
wire f_s_Multiplier_0_2_19;
wire f_s_Multiplier_0_2_20;
wire s_Multiplier_0_3_19;
wire s_Multiplier_0_3_20;
wire rego_o_21;
wire rego_o_22;
wire co_t_Multiplier_0_4_7;
wire f_s_Multiplier_0_2_21;
wire f_s_Multiplier_0_2_22;
wire s_Multiplier_0_3_21;
wire s_Multiplier_0_3_22;
wire rego_o_23;
wire co_t_Multiplier_0_4_9;
wire co_t_Multiplier_0_4_8;
wire f_s_Multiplier_0_2_23;
wire s_Multiplier_0_3_23;
wire Multiplier_0_pp_0_2;
wire Multiplier_0_pp_0_1;
wire Multiplier_0_cin_lr_0;
wire Multiplier_0_pp_0_4;
wire Multiplier_0_pp_0_3;
wire mco;
wire Multiplier_0_pp_0_6;
wire Multiplier_0_pp_0_5;
wire mco_1;
wire Multiplier_0_pp_0_8;
wire Multiplier_0_pp_0_7;
wire mco_2;
wire Multiplier_0_pp_0_10;
wire Multiplier_0_pp_0_9;
wire mco_3;
wire regb_b_0;
wire mfco;
wire Multiplier_0_pp_0_12;
wire Multiplier_0_pp_0_11;
wire mco_4;
wire Multiplier_0_mult_0_5_n1;
wire Multiplier_0_mult_0_5_n2;
wire regb_b_1;
wire Multiplier_0_pp_1_4;
wire Multiplier_0_pp_1_3;
wire Multiplier_0_cin_lr_2;
wire Multiplier_0_pp_1_6;
wire Multiplier_0_pp_1_5;
wire mco_5;
wire Multiplier_0_pp_1_8;
wire Multiplier_0_pp_1_7;
wire mco_6;
wire Multiplier_0_pp_1_10;
wire Multiplier_0_pp_1_9;
wire mco_7;
wire Multiplier_0_pp_1_12;
wire Multiplier_0_pp_1_11;
wire mco_8;
wire mfco_1;
wire Multiplier_0_pp_1_14;
wire Multiplier_0_pp_1_13;
wire mco_9;
wire regb_b_2;
wire Multiplier_0_mult_2_5_n1;
wire Multiplier_0_mult_2_5_n2;
wire regb_b_3;
wire Multiplier_0_pp_2_6;
wire Multiplier_0_pp_2_5;
wire Multiplier_0_cin_lr_4;
wire Multiplier_0_pp_2_8;
wire Multiplier_0_pp_2_7;
wire mco_10;
wire Multiplier_0_pp_2_10;
wire Multiplier_0_pp_2_9;
wire mco_11;
wire Multiplier_0_pp_2_12;
wire Multiplier_0_pp_2_11;
wire mco_12;
wire Multiplier_0_pp_2_14;
wire Multiplier_0_pp_2_13;
wire mco_13;
wire mfco_2;
wire Multiplier_0_pp_2_16;
wire Multiplier_0_pp_2_15;
wire mco_14;
wire regb_b_4;
wire Multiplier_0_mult_4_5_n1;
wire Multiplier_0_mult_4_5_n2;
wire regb_b_5;
wire Multiplier_0_pp_3_8;
wire Multiplier_0_pp_3_7;
wire Multiplier_0_cin_lr_6;
wire Multiplier_0_pp_3_10;
wire Multiplier_0_pp_3_9;
wire mco_15;
wire Multiplier_0_pp_3_12;
wire Multiplier_0_pp_3_11;
wire mco_16;
wire Multiplier_0_pp_3_14;
wire Multiplier_0_pp_3_13;
wire mco_17;
wire Multiplier_0_pp_3_16;
wire Multiplier_0_pp_3_15;
wire mco_18;
wire mfco_3;
wire Multiplier_0_pp_3_18;
wire Multiplier_0_pp_3_17;
wire mco_19;
wire regb_b_6;
wire Multiplier_0_mult_6_5_n1;
wire Multiplier_0_mult_6_5_n2;
wire regb_b_7;
wire Multiplier_0_pp_4_10;
wire Multiplier_0_pp_4_9;
wire Multiplier_0_cin_lr_8;
wire rega_a_0;
wire Multiplier_0_pp_4_12;
wire Multiplier_0_pp_4_11;
wire mco_20;
wire Multiplier_0_pp_4_14;
wire Multiplier_0_pp_4_13;
wire mco_21;
wire Multiplier_0_pp_4_16;
wire Multiplier_0_pp_4_15;
wire mco_22;
wire Multiplier_0_pp_4_18;
wire Multiplier_0_pp_4_17;
wire mco_23;
wire mfco_4;
wire Multiplier_0_pp_4_20;
wire Multiplier_0_pp_4_19;
wire mco_24;
wire regb_b_8;
wire Multiplier_0_mult_8_5_n1;
wire Multiplier_0_mult_8_5_n2;
wire regb_b_9;
wire Multiplier_0_pp_5_12;
wire Multiplier_0_pp_5_11;
wire Multiplier_0_cin_lr_10;
wire rega_a_2;
wire Multiplier_0_mult_10_0_n1;
wire rega_a_1;
wire Multiplier_0_mult_10_0_n0;
wire Multiplier_0_pp_5_14;
wire Multiplier_0_pp_5_13;
wire mco_25;
wire rega_a_4;
wire Multiplier_0_mult_10_1_n1;
wire rega_a_3;
wire Multiplier_0_mult_10_1_n0;
wire Multiplier_0_pp_5_16;
wire Multiplier_0_pp_5_15;
wire mco_26;
wire rega_a_6;
wire Multiplier_0_mult_10_2_n1;
wire rega_a_5;
wire Multiplier_0_mult_10_2_n0;
wire Multiplier_0_pp_5_18;
wire Multiplier_0_pp_5_17;
wire mco_27;
wire rega_a_8;
wire Multiplier_0_mult_10_3_n1;
wire rega_a_7;
wire Multiplier_0_mult_10_3_n0;
wire Multiplier_0_pp_5_20;
wire Multiplier_0_pp_5_19;
wire mco_28;
wire rega_a_10;
wire Multiplier_0_mult_10_4_n1;
wire rega_a_9;
wire Multiplier_0_mult_10_4_n0;
wire mfco_5;
wire Multiplier_0_pp_5_22;
wire Multiplier_0_pp_5_21;
wire mco_29;
wire regb_b_10;
wire scuba_vlo;
wire regb_b_11;
wire rega_a_11;
wire Multiplier_0_mult_10_5_n2;
wire scuba_vhi;
wire Multiplier_0_mult_10_5_n0;
AND2 AND2_t27 (.A(rega_a_0), .B(regb_b_0), .Z(Multiplier_0_pp_0_0));
ND2 ND2_t26 (.A(rega_a_11), .B(regb_b_0), .Z(Multiplier_0_mult_0_5_n2));
ND2 ND2_t25 (.A(rega_a_11), .B(regb_b_1), .Z(Multiplier_0_mult_0_5_n1));
AND2 AND2_t24 (.A(rega_a_0), .B(regb_b_2), .Z(Multiplier_0_pp_1_2));
ND2 ND2_t23 (.A(rega_a_11), .B(regb_b_2), .Z(Multiplier_0_mult_2_5_n2));
ND2 ND2_t22 (.A(rega_a_11), .B(regb_b_3), .Z(Multiplier_0_mult_2_5_n1));
AND2 AND2_t21 (.A(rega_a_0), .B(regb_b_4), .Z(Multiplier_0_pp_2_4));
ND2 ND2_t20 (.A(rega_a_11), .B(regb_b_4), .Z(Multiplier_0_mult_4_5_n2));
ND2 ND2_t19 (.A(rega_a_11), .B(regb_b_5), .Z(Multiplier_0_mult_4_5_n1));
AND2 AND2_t18 (.A(rega_a_0), .B(regb_b_6), .Z(Multiplier_0_pp_3_6));
ND2 ND2_t17 (.A(rega_a_11), .B(regb_b_6), .Z(Multiplier_0_mult_6_5_n2));
ND2 ND2_t16 (.A(rega_a_11), .B(regb_b_7), .Z(Multiplier_0_mult_6_5_n1));
AND2 AND2_t15 (.A(rega_a_0), .B(regb_b_8), .Z(Multiplier_0_pp_4_8));
ND2 ND2_t14 (.A(rega_a_11), .B(regb_b_8), .Z(Multiplier_0_mult_8_5_n2));
ND2 ND2_t13 (.A(rega_a_11), .B(regb_b_9), .Z(Multiplier_0_mult_8_5_n1));
AND2 AND2_t12 (.A(rega_a_0), .B(regb_b_10), .Z(Multiplier_0_pp_5_10));
ND2 ND2_t11 (.A(rega_a_1), .B(regb_b_11), .Z(Multiplier_0_mult_10_0_n1));
ND2 ND2_t10 (.A(rega_a_0), .B(regb_b_11), .Z(Multiplier_0_mult_10_0_n0));
ND2 ND2_t9 (.A(rega_a_3), .B(regb_b_11), .Z(Multiplier_0_mult_10_1_n1));
ND2 ND2_t8 (.A(rega_a_2), .B(regb_b_11), .Z(Multiplier_0_mult_10_1_n0));
ND2 ND2_t7 (.A(rega_a_5), .B(regb_b_11), .Z(Multiplier_0_mult_10_2_n1));
ND2 ND2_t6 (.A(rega_a_4), .B(regb_b_11), .Z(Multiplier_0_mult_10_2_n0));
ND2 ND2_t5 (.A(rega_a_7), .B(regb_b_11), .Z(Multiplier_0_mult_10_3_n1));
ND2 ND2_t4 (.A(rega_a_6), .B(regb_b_11), .Z(Multiplier_0_mult_10_3_n0));
ND2 ND2_t3 (.A(rega_a_9), .B(regb_b_11), .Z(Multiplier_0_mult_10_4_n1));
ND2 ND2_t2 (.A(rega_a_8), .B(regb_b_11), .Z(Multiplier_0_mult_10_4_n0));
ND2 ND2_t1 (.A(rega_a_11), .B(regb_b_10), .Z(Multiplier_0_mult_10_5_n2));
ND2 ND2_t0 (.A(rega_a_10), .B(regb_b_11), .Z(Multiplier_0_mult_10_5_n0));
FD1P3DX FF_99 (.D(DataA[0]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(rega_a_0))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_98 (.D(DataA[1]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(rega_a_1))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_97 (.D(DataA[2]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(rega_a_2))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_96 (.D(DataA[3]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(rega_a_3))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_95 (.D(DataA[4]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(rega_a_4))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_94 (.D(DataA[5]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(rega_a_5))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_93 (.D(DataA[6]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(rega_a_6))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_92 (.D(DataA[7]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(rega_a_7))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_91 (.D(DataA[8]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(rega_a_8))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_90 (.D(DataA[9]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(rega_a_9))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_89 (.D(DataA[10]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(rega_a_10))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_88 (.D(DataA[11]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(rega_a_11))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_87 (.D(DataB[0]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(regb_b_0))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_86 (.D(DataB[1]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(regb_b_1))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_85 (.D(DataB[2]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(regb_b_2))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_84 (.D(DataB[3]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(regb_b_3))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_83 (.D(DataB[4]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(regb_b_4))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_82 (.D(DataB[5]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(regb_b_5))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_81 (.D(DataB[6]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(regb_b_6))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_80 (.D(DataB[7]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(regb_b_7))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_79 (.D(DataB[8]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(regb_b_8))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_78 (.D(DataB[9]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(regb_b_9))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_77 (.D(DataB[10]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(regb_b_10))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_76 (.D(DataB[11]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(regb_b_11))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_75 (.D(rego_o_0), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[0]))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_74 (.D(rego_o_1), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[1]))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_73 (.D(rego_o_2), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[2]))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_72 (.D(rego_o_3), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[3]))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_71 (.D(rego_o_4), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[4]))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_70 (.D(rego_o_5), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[5]))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_69 (.D(rego_o_6), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[6]))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_68 (.D(rego_o_7), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[7]))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_67 (.D(rego_o_8), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[8]))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_66 (.D(rego_o_9), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[9]))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_65 (.D(rego_o_10), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[10]))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_64 (.D(rego_o_11), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[11]))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_63 (.D(rego_o_12), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[12]))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_62 (.D(rego_o_13), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[13]))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_61 (.D(rego_o_14), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[14]))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_60 (.D(rego_o_15), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[15]))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_59 (.D(rego_o_16), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[16]))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_58 (.D(rego_o_17), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[17]))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_57 (.D(rego_o_18), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[18]))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_56 (.D(rego_o_19), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[19]))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_55 (.D(rego_o_20), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[20]))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_54 (.D(rego_o_21), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[21]))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_53 (.D(rego_o_22), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[22]))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_52 (.D(rego_o_23), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[23]))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_51 (.D(Multiplier_0_pp_0_0), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_Multiplier_0_pp_0_0))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_50 (.D(Multiplier_0_pp_0_1), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_Multiplier_0_pp_0_1))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_49 (.D(s_Multiplier_0_0_2), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_0_2))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_48 (.D(s_Multiplier_0_0_3), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_0_3))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_47 (.D(s_Multiplier_0_0_4), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_0_4))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_46 (.D(s_Multiplier_0_0_5), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_0_5))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_45 (.D(s_Multiplier_0_0_6), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_0_6))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_44 (.D(s_Multiplier_0_0_7), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_0_7))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_43 (.D(s_Multiplier_0_0_8), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_0_8))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_42 (.D(s_Multiplier_0_0_9), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_0_9))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_41 (.D(s_Multiplier_0_0_10), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_0_10))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_40 (.D(s_Multiplier_0_0_11), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_0_11))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_39 (.D(s_Multiplier_0_0_12), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_0_12))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_38 (.D(s_Multiplier_0_0_13), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_0_13))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_37 (.D(s_Multiplier_0_0_14), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_0_14))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_36 (.D(s_Multiplier_0_0_15), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_0_15))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_35 (.D(s_Multiplier_0_0_16), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_0_16))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_34 (.D(s_Multiplier_0_0_17), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_0_17))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_33 (.D(Multiplier_0_pp_2_4), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_Multiplier_0_pp_2_4))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_32 (.D(Multiplier_0_pp_2_5), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_Multiplier_0_pp_2_5))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_31 (.D(s_Multiplier_0_1_6), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_1_6))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_30 (.D(s_Multiplier_0_1_7), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_1_7))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_29 (.D(s_Multiplier_0_1_8), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_1_8))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_28 (.D(s_Multiplier_0_1_9), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_1_9))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_27 (.D(s_Multiplier_0_1_10), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_1_10))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_26 (.D(s_Multiplier_0_1_11), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_1_11))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_25 (.D(s_Multiplier_0_1_12), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_1_12))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_24 (.D(s_Multiplier_0_1_13), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_1_13))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_23 (.D(s_Multiplier_0_1_14), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_1_14))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_22 (.D(s_Multiplier_0_1_15), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_1_15))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_21 (.D(s_Multiplier_0_1_16), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_1_16))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_20 (.D(s_Multiplier_0_1_17), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_1_17))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_19 (.D(s_Multiplier_0_1_18), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_1_18))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_18 (.D(s_Multiplier_0_1_19), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_1_19))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_17 (.D(s_Multiplier_0_1_20), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_1_20))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_16 (.D(s_Multiplier_0_1_21), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_1_21))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_15 (.D(Multiplier_0_pp_4_8), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_Multiplier_0_pp_4_8))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_14 (.D(Multiplier_0_pp_4_9), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_Multiplier_0_pp_4_9))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_13 (.D(s_Multiplier_0_2_10), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_2_10))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_12 (.D(s_Multiplier_0_2_11), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_2_11))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_11 (.D(s_Multiplier_0_2_12), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_2_12))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_10 (.D(s_Multiplier_0_2_13), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_2_13))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_9 (.D(s_Multiplier_0_2_14), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_2_14))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_8 (.D(s_Multiplier_0_2_15), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_2_15))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_7 (.D(s_Multiplier_0_2_16), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_2_16))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_6 (.D(s_Multiplier_0_2_17), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_2_17))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_5 (.D(s_Multiplier_0_2_18), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_2_18))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_4 (.D(s_Multiplier_0_2_19), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_2_19))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_3 (.D(s_Multiplier_0_2_20), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_2_20))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_2 (.D(s_Multiplier_0_2_21), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_2_21))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_1 (.D(s_Multiplier_0_2_22), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_2_22))
/* synthesis GSR="ENABLED" */;
FD1P3DX FF_0 (.D(s_Multiplier_0_2_23), .SP(ClkEn), .CK(Clock), .CD(Aclr),
.Q(f_s_Multiplier_0_2_23))
/* synthesis GSR="ENABLED" */;
FADD2B Multiplier_0_cin_lr_add_0 (.A0(scuba_vlo), .A1(scuba_vlo), .B0(scuba_vlo),
.B1(scuba_vlo), .CI(scuba_vlo), .COUT(Multiplier_0_cin_lr_0), .S0(),
.S1());
FADD2B Multiplier_0_Cadd_0_6 (.A0(scuba_vlo), .A1(scuba_vlo), .B0(scuba_vlo),
.B1(scuba_vlo), .CI(mfco), .COUT(), .S0(Multiplier_0_pp_0_13), .S1());
FADD2B Multiplier_0_cin_lr_add_2 (.A0(scuba_vlo), .A1(scuba_vlo), .B0(scuba_vlo),
.B1(scuba_vlo), .CI(scuba_vlo), .COUT(Multiplier_0_cin_lr_2), .S0(),
.S1());
FADD2B Multiplier_0_Cadd_2_6 (.A0(scuba_vlo), .A1(scuba_vlo), .B0(scuba_vlo),
.B1(scuba_vlo), .CI(mfco_1), .COUT(), .S0(Multiplier_0_pp_1_15),
.S1());
FADD2B Multiplier_0_cin_lr_add_4 (.A0(scuba_vlo), .A1(scuba_vlo), .B0(scuba_vlo),
.B1(scuba_vlo), .CI(scuba_vlo), .COUT(Multiplier_0_cin_lr_4), .S0(),
.S1());
FADD2B Multiplier_0_Cadd_4_6 (.A0(scuba_vlo), .A1(scuba_vlo), .B0(scuba_vlo),
.B1(scuba_vlo), .CI(mfco_2), .COUT(), .S0(Multiplier_0_pp_2_17),
.S1());
FADD2B Multiplier_0_cin_lr_add_6 (.A0(scuba_vlo), .A1(scuba_vlo), .B0(scuba_vlo),
.B1(scuba_vlo), .CI(scuba_vlo), .COUT(Multiplier_0_cin_lr_6), .S0(),
.S1());
FADD2B Multiplier_0_Cadd_6_6 (.A0(scuba_vlo), .A1(scuba_vlo), .B0(scuba_vlo),
.B1(scuba_vlo), .CI(mfco_3), .COUT(), .S0(Multiplier_0_pp_3_19),
.S1());
FADD2B Multiplier_0_cin_lr_add_8 (.A0(scuba_vlo), .A1(scuba_vlo), .B0(scuba_vlo),
.B1(scuba_vlo), .CI(scuba_vlo), .COUT(Multiplier_0_cin_lr_8), .S0(),
.S1());
FADD2B Multiplier_0_Cadd_8_6 (.A0(scuba_vlo), .A1(scuba_vlo), .B0(scuba_vlo),
.B1(scuba_vlo), .CI(mfco_4), .COUT(), .S0(Multiplier_0_pp_4_21),
.S1());
FADD2B Multiplier_0_cin_lr_add_10 (.A0(scuba_vlo), .A1(scuba_vlo), .B0(scuba_vlo),
.B1(scuba_vlo), .CI(scuba_vlo), .COUT(Multiplier_0_cin_lr_10), .S0(),
.S1());
FADD2B Multiplier_0_Cadd_10_6 (.A0(scuba_vhi), .A1(scuba_vlo), .B0(scuba_vlo),
.B1(scuba_vlo), .CI(mfco_5), .COUT(), .S0(Multiplier_0_pp_5_23),
.S1());
FADD2B Cadd_Multiplier_0_0_1 (.A0(scuba_vlo), .A1(Multiplier_0_pp_0_2),
.B0(scuba_vlo), .B1(Multiplier_0_pp_1_2), .CI(scuba_vlo), .COUT(co_Multiplier_0_0_1),
.S0(), .S1(s_Multiplier_0_0_2));
FADD2B Multiplier_0_add_0_2 (.A0(Multiplier_0_pp_0_3), .A1(Multiplier_0_pp_0_4),
.B0(Multiplier_0_pp_1_3), .B1(Multiplier_0_pp_1_4), .CI(co_Multiplier_0_0_1),
.COUT(co_Multiplier_0_0_2), .S0(s_Multiplier_0_0_3), .S1(s_Multiplier_0_0_4));
FADD2B Multiplier_0_add_0_3 (.A0(Multiplier_0_pp_0_5), .A1(Multiplier_0_pp_0_6),
.B0(Multiplier_0_pp_1_5), .B1(Multiplier_0_pp_1_6), .CI(co_Multiplier_0_0_2),
.COUT(co_Multiplier_0_0_3), .S0(s_Multiplier_0_0_5), .S1(s_Multiplier_0_0_6));
FADD2B Multiplier_0_add_0_4 (.A0(Multiplier_0_pp_0_7), .A1(Multiplier_0_pp_0_8),
.B0(Multiplier_0_pp_1_7), .B1(Multiplier_0_pp_1_8), .CI(co_Multiplier_0_0_3),
.COUT(co_Multiplier_0_0_4), .S0(s_Multiplier_0_0_7), .S1(s_Multiplier_0_0_8));
FADD2B Multiplier_0_add_0_5 (.A0(Multiplier_0_pp_0_9), .A1(Multiplier_0_pp_0_10),
.B0(Multiplier_0_pp_1_9), .B1(Multiplier_0_pp_1_10), .CI(co_Multiplier_0_0_4),
.COUT(co_Multiplier_0_0_5), .S0(s_Multiplier_0_0_9), .S1(s_Multiplier_0_0_10));
FADD2B Multiplier_0_add_0_6 (.A0(Multiplier_0_pp_0_11), .A1(Multiplier_0_pp_0_12),
.B0(Multiplier_0_pp_1_11), .B1(Multiplier_0_pp_1_12), .CI(co_Multiplier_0_0_5),
.COUT(co_Multiplier_0_0_6), .S0(s_Multiplier_0_0_11), .S1(s_Multiplier_0_0_12));
FADD2B Multiplier_0_add_0_7 (.A0(Multiplier_0_pp_0_13), .A1(scuba_vlo),
.B0(Multiplier_0_pp_1_13), .B1(Multiplier_0_pp_1_14), .CI(co_Multiplier_0_0_6),
.COUT(co_Multiplier_0_0_7), .S0(s_Multiplier_0_0_13), .S1(s_Multiplier_0_0_14));
FADD2B Multiplier_0_add_0_8 (.A0(scuba_vlo), .A1(scuba_vlo), .B0(Multiplier_0_pp_1_15),
.B1(scuba_vlo), .CI(co_Multiplier_0_0_7), .COUT(co_Multiplier_0_0_8),
.S0(s_Multiplier_0_0_15), .S1(s_Multiplier_0_0_16));
FADD2B Cadd_Multiplier_0_0_9 (.A0(scuba_vlo), .A1(scuba_vlo), .B0(scuba_vlo),
.B1(scuba_vlo), .CI(co_Multiplier_0_0_8), .COUT(), .S0(s_Multiplier_0_0_17),
.S1());
FADD2B Cadd_Multiplier_0_1_1 (.A0(scuba_vlo), .A1(Multiplier_0_pp_2_6),
.B0(scuba_vlo), .B1(Multiplier_0_pp_3_6), .CI(scuba_vlo), .COUT(co_Multiplier_0_1_1),
.S0(), .S1(s_Multiplier_0_1_6));
FADD2B Multiplier_0_add_1_2 (.A0(Multiplier_0_pp_2_7), .A1(Multiplier_0_pp_2_8),
.B0(Multiplier_0_pp_3_7), .B1(Multiplier_0_pp_3_8), .CI(co_Multiplier_0_1_1),
.COUT(co_Multiplier_0_1_2), .S0(s_Multiplier_0_1_7), .S1(s_Multiplier_0_1_8));
FADD2B Multiplier_0_add_1_3 (.A0(Multiplier_0_pp_2_9), .A1(Multiplier_0_pp_2_10),
.B0(Multiplier_0_pp_3_9), .B1(Multiplier_0_pp_3_10), .CI(co_Multiplier_0_1_2),
.COUT(co_Multiplier_0_1_3), .S0(s_Multiplier_0_1_9), .S1(s_Multiplier_0_1_10));
FADD2B Multiplier_0_add_1_4 (.A0(Multiplier_0_pp_2_11), .A1(Multiplier_0_pp_2_12),
.B0(Multiplier_0_pp_3_11), .B1(Multiplier_0_pp_3_12), .CI(co_Multiplier_0_1_3),
.COUT(co_Multiplier_0_1_4), .S0(s_Multiplier_0_1_11), .S1(s_Multiplier_0_1_12));
FADD2B Multiplier_0_add_1_5 (.A0(Multiplier_0_pp_2_13), .A1(Multiplier_0_pp_2_14),
.B0(Multiplier_0_pp_3_13), .B1(Multiplier_0_pp_3_14), .CI(co_Multiplier_0_1_4),
.COUT(co_Multiplier_0_1_5), .S0(s_Multiplier_0_1_13), .S1(s_Multiplier_0_1_14));
FADD2B Multiplier_0_add_1_6 (.A0(Multiplier_0_pp_2_15), .A1(Multiplier_0_pp_2_16),
.B0(Multiplier_0_pp_3_15), .B1(Multiplier_0_pp_3_16), .CI(co_Multiplier_0_1_5),
.COUT(co_Multiplier_0_1_6), .S0(s_Multiplier_0_1_15), .S1(s_Multiplier_0_1_16));
FADD2B Multiplier_0_add_1_7 (.A0(Multiplier_0_pp_2_17), .A1(scuba_vlo),
.B0(Multiplier_0_pp_3_17), .B1(Multiplier_0_pp_3_18), .CI(co_Multiplier_0_1_6),
.COUT(co_Multiplier_0_1_7), .S0(s_Multiplier_0_1_17), .S1(s_Multiplier_0_1_18));
FADD2B Multiplier_0_add_1_8 (.A0(scuba_vlo), .A1(scuba_vlo), .B0(Multiplier_0_pp_3_19),
.B1(scuba_vlo), .CI(co_Multiplier_0_1_7), .COUT(co_Multiplier_0_1_8),
.S0(s_Multiplier_0_1_19), .S1(s_Multiplier_0_1_20));
FADD2B Cadd_Multiplier_0_1_9 (.A0(scuba_vlo), .A1(scuba_vlo), .B0(scuba_vlo),
.B1(scuba_vlo), .CI(co_Multiplier_0_1_8), .COUT(), .S0(s_Multiplier_0_1_21),
.S1());
FADD2B Cadd_Multiplier_0_2_1 (.A0(scuba_vlo), .A1(Multiplier_0_pp_4_10),
.B0(scuba_vlo), .B1(Multiplier_0_pp_5_10), .CI(scuba_vlo), .COUT(co_Multiplier_0_2_1),
.S0(), .S1(s_Multiplier_0_2_10));
FADD2B Multiplier_0_add_2_2 (.A0(Multiplier_0_pp_4_11), .A1(Multiplier_0_pp_4_12),
.B0(Multiplier_0_pp_5_11), .B1(Multiplier_0_pp_5_12), .CI(co_Multiplier_0_2_1),
.COUT(co_Multiplier_0_2_2), .S0(s_Multiplier_0_2_11), .S1(s_Multiplier_0_2_12));
FADD2B Multiplier_0_add_2_3 (.A0(Multiplier_0_pp_4_13), .A1(Multiplier_0_pp_4_14),
.B0(Multiplier_0_pp_5_13), .B1(Multiplier_0_pp_5_14), .CI(co_Multiplier_0_2_2),
.COUT(co_Multiplier_0_2_3), .S0(s_Multiplier_0_2_13), .S1(s_Multiplier_0_2_14));
FADD2B Multiplier_0_add_2_4 (.A0(Multiplier_0_pp_4_15), .A1(Multiplier_0_pp_4_16),
.B0(Multiplier_0_pp_5_15), .B1(Multiplier_0_pp_5_16), .CI(co_Multiplier_0_2_3),
.COUT(co_Multiplier_0_2_4), .S0(s_Multiplier_0_2_15), .S1(s_Multiplier_0_2_16));
FADD2B Multiplier_0_add_2_5 (.A0(Multiplier_0_pp_4_17), .A1(Multiplier_0_pp_4_18),
.B0(Multiplier_0_pp_5_17), .B1(Multiplier_0_pp_5_18), .CI(co_Multiplier_0_2_4),
.COUT(co_Multiplier_0_2_5), .S0(s_Multiplier_0_2_17), .S1(s_Multiplier_0_2_18));
FADD2B Multiplier_0_add_2_6 (.A0(Multiplier_0_pp_4_19), .A1(Multiplier_0_pp_4_20),
.B0(Multiplier_0_pp_5_19), .B1(Multiplier_0_pp_5_20), .CI(co_Multiplier_0_2_5),
.COUT(co_Multiplier_0_2_6), .S0(s_Multiplier_0_2_19), .S1(s_Multiplier_0_2_20));
FADD2B Multiplier_0_add_2_7 (.A0(Multiplier_0_pp_4_21), .A1(scuba_vlo),
.B0(Multiplier_0_pp_5_21), .B1(Multiplier_0_pp_5_22), .CI(co_Multiplier_0_2_6),
.COUT(co_Multiplier_0_2_7), .S0(s_Multiplier_0_2_21), .S1(s_Multiplier_0_2_22));
FADD2B Multiplier_0_add_2_8 (.A0(scuba_vlo), .A1(scuba_vlo), .B0(Multiplier_0_pp_5_23),
.B1(scuba_vlo), .CI(co_Multiplier_0_2_7), .COUT(co_Multiplier_0_2_8),
.S0(s_Multiplier_0_2_23), .S1());
FADD2B Cadd_Multiplier_0_3_1 (.A0(scuba_vlo), .A1(f_s_Multiplier_0_0_4),
.B0(scuba_vlo), .B1(f_Multiplier_0_pp_2_4), .CI(scuba_vlo), .COUT(co_Multiplier_0_3_1),
.S0(), .S1(s_Multiplier_0_3_4));
FADD2B Multiplier_0_add_3_2 (.A0(f_s_Multiplier_0_0_5), .A1(f_s_Multiplier_0_0_6),
.B0(f_Multiplier_0_pp_2_5), .B1(f_s_Multiplier_0_1_6), .CI(co_Multiplier_0_3_1),
.COUT(co_Multiplier_0_3_2), .S0(s_Multiplier_0_3_5), .S1(s_Multiplier_0_3_6));
FADD2B Multiplier_0_add_3_3 (.A0(f_s_Multiplier_0_0_7), .A1(f_s_Multiplier_0_0_8),
.B0(f_s_Multiplier_0_1_7), .B1(f_s_Multiplier_0_1_8), .CI(co_Multiplier_0_3_2),
.COUT(co_Multiplier_0_3_3), .S0(s_Multiplier_0_3_7), .S1(s_Multiplier_0_3_8));
FADD2B Multiplier_0_add_3_4 (.A0(f_s_Multiplier_0_0_9), .A1(f_s_Multiplier_0_0_10),
.B0(f_s_Multiplier_0_1_9), .B1(f_s_Multiplier_0_1_10), .CI(co_Multiplier_0_3_3),
.COUT(co_Multiplier_0_3_4), .S0(s_Multiplier_0_3_9), .S1(s_Multiplier_0_3_10));
FADD2B Multiplier_0_add_3_5 (.A0(f_s_Multiplier_0_0_11), .A1(f_s_Multiplier_0_0_12),
.B0(f_s_Multiplier_0_1_11), .B1(f_s_Multiplier_0_1_12), .CI(co_Multiplier_0_3_4),
.COUT(co_Multiplier_0_3_5), .S0(s_Multiplier_0_3_11), .S1(s_Multiplier_0_3_12));
FADD2B Multiplier_0_add_3_6 (.A0(f_s_Multiplier_0_0_13), .A1(f_s_Multiplier_0_0_14),
.B0(f_s_Multiplier_0_1_13), .B1(f_s_Multiplier_0_1_14), .CI(co_Multiplier_0_3_5),
.COUT(co_Multiplier_0_3_6), .S0(s_Multiplier_0_3_13), .S1(s_Multiplier_0_3_14));
FADD2B Multiplier_0_add_3_7 (.A0(f_s_Multiplier_0_0_15), .A1(f_s_Multiplier_0_0_16),
.B0(f_s_Multiplier_0_1_15), .B1(f_s_Multiplier_0_1_16), .CI(co_Multiplier_0_3_6),
.COUT(co_Multiplier_0_3_7), .S0(s_Multiplier_0_3_15), .S1(s_Multiplier_0_3_16));
FADD2B Multiplier_0_add_3_8 (.A0(f_s_Multiplier_0_0_17), .A1(scuba_vlo),
.B0(f_s_Multiplier_0_1_17), .B1(f_s_Multiplier_0_1_18), .CI(co_Multiplier_0_3_7),
.COUT(co_Multiplier_0_3_8), .S0(s_Multiplier_0_3_17), .S1(s_Multiplier_0_3_18));
FADD2B Multiplier_0_add_3_9 (.A0(scuba_vlo), .A1(scuba_vlo), .B0(f_s_Multiplier_0_1_19),
.B1(f_s_Multiplier_0_1_20), .CI(co_Multiplier_0_3_8), .COUT(co_Multiplier_0_3_9),
.S0(s_Multiplier_0_3_19), .S1(s_Multiplier_0_3_20));
FADD2B Multiplier_0_add_3_10 (.A0(scuba_vlo), .A1(scuba_vlo), .B0(f_s_Multiplier_0_1_21),
.B1(scuba_vlo), .CI(co_Multiplier_0_3_9), .COUT(co_Multiplier_0_3_10),
.S0(s_Multiplier_0_3_21), .S1(s_Multiplier_0_3_22));
FADD2B Cadd_Multiplier_0_3_11 (.A0(scuba_vlo), .A1(scuba_vlo), .B0(scuba_vlo),
.B1(scuba_vlo), .CI(co_Multiplier_0_3_10), .COUT(), .S0(s_Multiplier_0_3_23),
.S1());
FADD2B Cadd_t_Multiplier_0_4_1 (.A0(scuba_vlo), .A1(s_Multiplier_0_3_8),
.B0(scuba_vlo), .B1(f_Multiplier_0_pp_4_8), .CI(scuba_vlo), .COUT(co_t_Multiplier_0_4_1),
.S0(), .S1(rego_o_8));
FADD2B t_Multiplier_0_add_4_2 (.A0(s_Multiplier_0_3_9), .A1(s_Multiplier_0_3_10),
.B0(f_Multiplier_0_pp_4_9), .B1(f_s_Multiplier_0_2_10), .CI(co_t_Multiplier_0_4_1),
.COUT(co_t_Multiplier_0_4_2), .S0(rego_o_9), .S1(rego_o_10));
FADD2B t_Multiplier_0_add_4_3 (.A0(s_Multiplier_0_3_11), .A1(s_Multiplier_0_3_12),
.B0(f_s_Multiplier_0_2_11), .B1(f_s_Multiplier_0_2_12), .CI(co_t_Multiplier_0_4_2),
.COUT(co_t_Multiplier_0_4_3), .S0(rego_o_11), .S1(rego_o_12));
FADD2B t_Multiplier_0_add_4_4 (.A0(s_Multiplier_0_3_13), .A1(s_Multiplier_0_3_14),
.B0(f_s_Multiplier_0_2_13), .B1(f_s_Multiplier_0_2_14), .CI(co_t_Multiplier_0_4_3),
.COUT(co_t_Multiplier_0_4_4), .S0(rego_o_13), .S1(rego_o_14));
FADD2B t_Multiplier_0_add_4_5 (.A0(s_Multiplier_0_3_15), .A1(s_Multiplier_0_3_16),
.B0(f_s_Multiplier_0_2_15), .B1(f_s_Multiplier_0_2_16), .CI(co_t_Multiplier_0_4_4),
.COUT(co_t_Multiplier_0_4_5), .S0(rego_o_15), .S1(rego_o_16));
FADD2B t_Multiplier_0_add_4_6 (.A0(s_Multiplier_0_3_17), .A1(s_Multiplier_0_3_18),
.B0(f_s_Multiplier_0_2_17), .B1(f_s_Multiplier_0_2_18), .CI(co_t_Multiplier_0_4_5),
.COUT(co_t_Multiplier_0_4_6), .S0(rego_o_17), .S1(rego_o_18));
FADD2B t_Multiplier_0_add_4_7 (.A0(s_Multiplier_0_3_19), .A1(s_Multiplier_0_3_20),
.B0(f_s_Multiplier_0_2_19), .B1(f_s_Multiplier_0_2_20), .CI(co_t_Multiplier_0_4_6),
.COUT(co_t_Multiplier_0_4_7), .S0(rego_o_19), .S1(rego_o_20));
FADD2B t_Multiplier_0_add_4_8 (.A0(s_Multiplier_0_3_21), .A1(s_Multiplier_0_3_22),
.B0(f_s_Multiplier_0_2_21), .B1(f_s_Multiplier_0_2_22), .CI(co_t_Multiplier_0_4_7),
.COUT(co_t_Multiplier_0_4_8), .S0(rego_o_21), .S1(rego_o_22));
FADD2B t_Multiplier_0_add_4_9 (.A0(s_Multiplier_0_3_23), .A1(scuba_vlo),
.B0(f_s_Multiplier_0_2_23), .B1(scuba_vlo), .CI(co_t_Multiplier_0_4_8),
.COUT(co_t_Multiplier_0_4_9), .S0(rego_o_23), .S1());
MULT2 Multiplier_0_mult_0_0 (.A0(rega_a_0), .A1(rega_a_1), .A2(rega_a_1),
.A3(rega_a_2), .B0(regb_b_1), .B1(regb_b_0), .B2(regb_b_1), .B3(regb_b_0),
.CI(Multiplier_0_cin_lr_0), .P0(Multiplier_0_pp_0_1), .P1(Multiplier_0_pp_0_2),
.CO(mco));
MULT2 Multiplier_0_mult_0_1 (.A0(rega_a_2), .A1(rega_a_3), .A2(rega_a_3),
.A3(rega_a_4), .B0(regb_b_1), .B1(regb_b_0), .B2(regb_b_1), .B3(regb_b_0),
.CI(mco), .P0(Multiplier_0_pp_0_3), .P1(Multiplier_0_pp_0_4), .CO(mco_1));
MULT2 Multiplier_0_mult_0_2 (.A0(rega_a_4), .A1(rega_a_5), .A2(rega_a_5),
.A3(rega_a_6), .B0(regb_b_1), .B1(regb_b_0), .B2(regb_b_1), .B3(regb_b_0),
.CI(mco_1), .P0(Multiplier_0_pp_0_5), .P1(Multiplier_0_pp_0_6),
.CO(mco_2));
MULT2 Multiplier_0_mult_0_3 (.A0(rega_a_6), .A1(rega_a_7), .A2(rega_a_7),
.A3(rega_a_8), .B0(regb_b_1), .B1(regb_b_0), .B2(regb_b_1), .B3(regb_b_0),
.CI(mco_2), .P0(Multiplier_0_pp_0_7), .P1(Multiplier_0_pp_0_8),
.CO(mco_3));
MULT2 Multiplier_0_mult_0_4 (.A0(rega_a_8), .A1(rega_a_9), .A2(rega_a_9),
.A3(rega_a_10), .B0(regb_b_1), .B1(regb_b_0), .B2(regb_b_1), .B3(regb_b_0),
.CI(mco_3), .P0(Multiplier_0_pp_0_9), .P1(Multiplier_0_pp_0_10),
.CO(mco_4));
MULT2 Multiplier_0_mult_0_5 (.A0(rega_a_10), .A1(Multiplier_0_mult_0_5_n2),
.A2(Multiplier_0_mult_0_5_n1), .A3(scuba_vhi), .B0(regb_b_1), .B1(scuba_vhi),
.B2(scuba_vhi), .B3(scuba_vhi), .CI(mco_4), .P0(Multiplier_0_pp_0_11),
.P1(Multiplier_0_pp_0_12), .CO(mfco));
MULT2 Multiplier_0_mult_2_0 (.A0(rega_a_0), .A1(rega_a_1), .A2(rega_a_1),
.A3(rega_a_2), .B0(regb_b_3), .B1(regb_b_2), .B2(regb_b_3), .B3(regb_b_2),
.CI(Multiplier_0_cin_lr_2), .P0(Multiplier_0_pp_1_3), .P1(Multiplier_0_pp_1_4),
.CO(mco_5));
MULT2 Multiplier_0_mult_2_1 (.A0(rega_a_2), .A1(rega_a_3), .A2(rega_a_3),
.A3(rega_a_4), .B0(regb_b_3), .B1(regb_b_2), .B2(regb_b_3), .B3(regb_b_2),
.CI(mco_5), .P0(Multiplier_0_pp_1_5), .P1(Multiplier_0_pp_1_6),
.CO(mco_6));
MULT2 Multiplier_0_mult_2_2 (.A0(rega_a_4), .A1(rega_a_5), .A2(rega_a_5),
.A3(rega_a_6), .B0(regb_b_3), .B1(regb_b_2), .B2(regb_b_3), .B3(regb_b_2),
.CI(mco_6), .P0(Multiplier_0_pp_1_7), .P1(Multiplier_0_pp_1_8),
.CO(mco_7));
MULT2 Multiplier_0_mult_2_3 (.A0(rega_a_6), .A1(rega_a_7), .A2(rega_a_7),
.A3(rega_a_8), .B0(regb_b_3), .B1(regb_b_2), .B2(regb_b_3), .B3(regb_b_2),
.CI(mco_7), .P0(Multiplier_0_pp_1_9), .P1(Multiplier_0_pp_1_10),
.CO(mco_8));
MULT2 Multiplier_0_mult_2_4 (.A0(rega_a_8), .A1(rega_a_9), .A2(rega_a_9),
.A3(rega_a_10), .B0(regb_b_3), .B1(regb_b_2), .B2(regb_b_3), .B3(regb_b_2),
.CI(mco_8), .P0(Multiplier_0_pp_1_11), .P1(Multiplier_0_pp_1_12),
.CO(mco_9));
MULT2 Multiplier_0_mult_2_5 (.A0(rega_a_10), .A1(Multiplier_0_mult_2_5_n2),
.A2(Multiplier_0_mult_2_5_n1), .A3(scuba_vlo), .B0(regb_b_3), .B1(scuba_vhi),
.B2(scuba_vhi), .B3(regb_b_2), .CI(mco_9), .P0(Multiplier_0_pp_1_13),
.P1(Multiplier_0_pp_1_14), .CO(mfco_1));
MULT2 Multiplier_0_mult_4_0 (.A0(rega_a_0), .A1(rega_a_1), .A2(rega_a_1),
.A3(rega_a_2), .B0(regb_b_5), .B1(regb_b_4), .B2(regb_b_5), .B3(regb_b_4),
.CI(Multiplier_0_cin_lr_4), .P0(Multiplier_0_pp_2_5), .P1(Multiplier_0_pp_2_6),
.CO(mco_10));
MULT2 Multiplier_0_mult_4_1 (.A0(rega_a_2), .A1(rega_a_3), .A2(rega_a_3),
.A3(rega_a_4), .B0(regb_b_5), .B1(regb_b_4), .B2(regb_b_5), .B3(regb_b_4),
.CI(mco_10), .P0(Multiplier_0_pp_2_7), .P1(Multiplier_0_pp_2_8),
.CO(mco_11));
MULT2 Multiplier_0_mult_4_2 (.A0(rega_a_4), .A1(rega_a_5), .A2(rega_a_5),
.A3(rega_a_6), .B0(regb_b_5), .B1(regb_b_4), .B2(regb_b_5), .B3(regb_b_4),
.CI(mco_11), .P0(Multiplier_0_pp_2_9), .P1(Multiplier_0_pp_2_10),
.CO(mco_12));
MULT2 Multiplier_0_mult_4_3 (.A0(rega_a_6), .A1(rega_a_7), .A2(rega_a_7),
.A3(rega_a_8), .B0(regb_b_5), .B1(regb_b_4), .B2(regb_b_5), .B3(regb_b_4),
.CI(mco_12), .P0(Multiplier_0_pp_2_11), .P1(Multiplier_0_pp_2_12),
.CO(mco_13));
MULT2 Multiplier_0_mult_4_4 (.A0(rega_a_8), .A1(rega_a_9), .A2(rega_a_9),
.A3(rega_a_10), .B0(regb_b_5), .B1(regb_b_4), .B2(regb_b_5), .B3(regb_b_4),
.CI(mco_13), .P0(Multiplier_0_pp_2_13), .P1(Multiplier_0_pp_2_14),
.CO(mco_14));
MULT2 Multiplier_0_mult_4_5 (.A0(rega_a_10), .A1(Multiplier_0_mult_4_5_n2),
.A2(Multiplier_0_mult_4_5_n1), .A3(scuba_vlo), .B0(regb_b_5), .B1(scuba_vhi),
.B2(scuba_vhi), .B3(regb_b_4), .CI(mco_14), .P0(Multiplier_0_pp_2_15),
.P1(Multiplier_0_pp_2_16), .CO(mfco_2));
MULT2 Multiplier_0_mult_6_0 (.A0(rega_a_0), .A1(rega_a_1), .A2(rega_a_1),
.A3(rega_a_2), .B0(regb_b_7), .B1(regb_b_6), .B2(regb_b_7), .B3(regb_b_6),
.CI(Multiplier_0_cin_lr_6), .P0(Multiplier_0_pp_3_7), .P1(Multiplier_0_pp_3_8),
.CO(mco_15));
MULT2 Multiplier_0_mult_6_1 (.A0(rega_a_2), .A1(rega_a_3), .A2(rega_a_3),
.A3(rega_a_4), .B0(regb_b_7), .B1(regb_b_6), .B2(regb_b_7), .B3(regb_b_6),
.CI(mco_15), .P0(Multiplier_0_pp_3_9), .P1(Multiplier_0_pp_3_10),
.CO(mco_16));
MULT2 Multiplier_0_mult_6_2 (.A0(rega_a_4), .A1(rega_a_5), .A2(rega_a_5),
.A3(rega_a_6), .B0(regb_b_7), .B1(regb_b_6), .B2(regb_b_7), .B3(regb_b_6),
.CI(mco_16), .P0(Multiplier_0_pp_3_11), .P1(Multiplier_0_pp_3_12),
.CO(mco_17));
MULT2 Multiplier_0_mult_6_3 (.A0(rega_a_6), .A1(rega_a_7), .A2(rega_a_7),
.A3(rega_a_8), .B0(regb_b_7), .B1(regb_b_6), .B2(regb_b_7), .B3(regb_b_6),
.CI(mco_17), .P0(Multiplier_0_pp_3_13), .P1(Multiplier_0_pp_3_14),
.CO(mco_18));
MULT2 Multiplier_0_mult_6_4 (.A0(rega_a_8), .A1(rega_a_9), .A2(rega_a_9),
.A3(rega_a_10), .B0(regb_b_7), .B1(regb_b_6), .B2(regb_b_7), .B3(regb_b_6),
.CI(mco_18), .P0(Multiplier_0_pp_3_15), .P1(Multiplier_0_pp_3_16),
.CO(mco_19));
MULT2 Multiplier_0_mult_6_5 (.A0(rega_a_10), .A1(Multiplier_0_mult_6_5_n2),
.A2(Multiplier_0_mult_6_5_n1), .A3(scuba_vlo), .B0(regb_b_7), .B1(scuba_vhi),
.B2(scuba_vhi), .B3(regb_b_6), .CI(mco_19), .P0(Multiplier_0_pp_3_17),
.P1(Multiplier_0_pp_3_18), .CO(mfco_3));
MULT2 Multiplier_0_mult_8_0 (.A0(rega_a_0), .A1(rega_a_1), .A2(rega_a_1),
.A3(rega_a_2), .B0(regb_b_9), .B1(regb_b_8), .B2(regb_b_9), .B3(regb_b_8),
.CI(Multiplier_0_cin_lr_8), .P0(Multiplier_0_pp_4_9), .P1(Multiplier_0_pp_4_10),
.CO(mco_20));
MULT2 Multiplier_0_mult_8_1 (.A0(rega_a_2), .A1(rega_a_3), .A2(rega_a_3),
.A3(rega_a_4), .B0(regb_b_9), .B1(regb_b_8), .B2(regb_b_9), .B3(regb_b_8),
.CI(mco_20), .P0(Multiplier_0_pp_4_11), .P1(Multiplier_0_pp_4_12),
.CO(mco_21));
MULT2 Multiplier_0_mult_8_2 (.A0(rega_a_4), .A1(rega_a_5), .A2(rega_a_5),
.A3(rega_a_6), .B0(regb_b_9), .B1(regb_b_8), .B2(regb_b_9), .B3(regb_b_8),
.CI(mco_21), .P0(Multiplier_0_pp_4_13), .P1(Multiplier_0_pp_4_14),
.CO(mco_22));
MULT2 Multiplier_0_mult_8_3 (.A0(rega_a_6), .A1(rega_a_7), .A2(rega_a_7),
.A3(rega_a_8), .B0(regb_b_9), .B1(regb_b_8), .B2(regb_b_9), .B3(regb_b_8),
.CI(mco_22), .P0(Multiplier_0_pp_4_15), .P1(Multiplier_0_pp_4_16),
.CO(mco_23));
MULT2 Multiplier_0_mult_8_4 (.A0(rega_a_8), .A1(rega_a_9), .A2(rega_a_9),
.A3(rega_a_10), .B0(regb_b_9), .B1(regb_b_8), .B2(regb_b_9), .B3(regb_b_8),
.CI(mco_23), .P0(Multiplier_0_pp_4_17), .P1(Multiplier_0_pp_4_18),
.CO(mco_24));
MULT2 Multiplier_0_mult_8_5 (.A0(rega_a_10), .A1(Multiplier_0_mult_8_5_n2),
.A2(Multiplier_0_mult_8_5_n1), .A3(scuba_vlo), .B0(regb_b_9), .B1(scuba_vhi),
.B2(scuba_vhi), .B3(regb_b_8), .CI(mco_24), .P0(Multiplier_0_pp_4_19),
.P1(Multiplier_0_pp_4_20), .CO(mfco_4));
MULT2 Multiplier_0_mult_10_0 (.A0(Multiplier_0_mult_10_0_n0), .A1(rega_a_1),
.A2(Multiplier_0_mult_10_0_n1), .A3(rega_a_2), .B0(scuba_vhi), .B1(regb_b_10),
.B2(scuba_vhi), .B3(regb_b_10), .CI(Multiplier_0_cin_lr_10), .P0(Multiplier_0_pp_5_11),
.P1(Multiplier_0_pp_5_12), .CO(mco_25));
MULT2 Multiplier_0_mult_10_1 (.A0(Multiplier_0_mult_10_1_n0), .A1(rega_a_3),
.A2(Multiplier_0_mult_10_1_n1), .A3(rega_a_4), .B0(scuba_vhi), .B1(regb_b_10),
.B2(scuba_vhi), .B3(regb_b_10), .CI(mco_25), .P0(Multiplier_0_pp_5_13),
.P1(Multiplier_0_pp_5_14), .CO(mco_26));
MULT2 Multiplier_0_mult_10_2 (.A0(Multiplier_0_mult_10_2_n0), .A1(rega_a_5),
.A2(Multiplier_0_mult_10_2_n1), .A3(rega_a_6), .B0(scuba_vhi), .B1(regb_b_10),
.B2(scuba_vhi), .B3(regb_b_10), .CI(mco_26), .P0(Multiplier_0_pp_5_15),
.P1(Multiplier_0_pp_5_16), .CO(mco_27));
MULT2 Multiplier_0_mult_10_3 (.A0(Multiplier_0_mult_10_3_n0), .A1(rega_a_7),
.A2(Multiplier_0_mult_10_3_n1), .A3(rega_a_8), .B0(scuba_vhi), .B1(regb_b_10),
.B2(scuba_vhi), .B3(regb_b_10), .CI(mco_27), .P0(Multiplier_0_pp_5_17),
.P1(Multiplier_0_pp_5_18), .CO(mco_28));
MULT2 Multiplier_0_mult_10_4 (.A0(Multiplier_0_mult_10_4_n0), .A1(rega_a_9),
.A2(Multiplier_0_mult_10_4_n1), .A3(rega_a_10), .B0(scuba_vhi),
.B1(regb_b_10), .B2(scuba_vhi), .B3(regb_b_10), .CI(mco_28), .P0(Multiplier_0_pp_5_19),
.P1(Multiplier_0_pp_5_20), .CO(mco_29));
VLO scuba_vlo_inst (.Z(scuba_vlo));
VHI scuba_vhi_inst (.Z(scuba_vhi));
MULT2 Multiplier_0_mult_10_5 (.A0(Multiplier_0_mult_10_5_n0), .A1(Multiplier_0_mult_10_5_n2),
.A2(rega_a_11), .A3(scuba_vlo), .B0(scuba_vhi), .B1(scuba_vhi),
.B2(regb_b_11), .B3(regb_b_10), .CI(mco_29), .P0(Multiplier_0_pp_5_21),
.P1(Multiplier_0_pp_5_22), .CO(mfco_5));
assign rego_o_0 = f_Multiplier_0_pp_0_0;
assign rego_o_1 = f_Multiplier_0_pp_0_1;
assign rego_o_2 = f_s_Multiplier_0_0_2;
assign rego_o_3 = f_s_Multiplier_0_0_3;
assign rego_o_4 = s_Multiplier_0_3_4;
assign rego_o_5 = s_Multiplier_0_3_5;
assign rego_o_6 = s_Multiplier_0_3_6;
assign rego_o_7 = s_Multiplier_0_3_7;
// exemplar begin
// exemplar attribute FF_99 GSR ENABLED
// exemplar attribute FF_98 GSR ENABLED
// exemplar attribute FF_97 GSR ENABLED
// exemplar attribute FF_96 GSR ENABLED
// exemplar attribute FF_95 GSR ENABLED
// exemplar attribute FF_94 GSR ENABLED
// exemplar attribute FF_93 GSR ENABLED
// exemplar attribute FF_92 GSR ENABLED
// exemplar attribute FF_91 GSR ENABLED
// exemplar attribute FF_90 GSR ENABLED
// exemplar attribute FF_89 GSR ENABLED
// exemplar attribute FF_88 GSR ENABLED
// exemplar attribute FF_87 GSR ENABLED
// exemplar attribute FF_86 GSR ENABLED
// exemplar attribute FF_85 GSR ENABLED
// exemplar attribute FF_84 GSR ENABLED
// exemplar attribute FF_83 GSR ENABLED
// exemplar attribute FF_82 GSR ENABLED
// exemplar attribute FF_81 GSR ENABLED
// exemplar attribute FF_80 GSR ENABLED
// exemplar attribute FF_79 GSR ENABLED
// exemplar attribute FF_78 GSR ENABLED
// exemplar attribute FF_77 GSR ENABLED
// exemplar attribute FF_76 GSR ENABLED
// exemplar attribute FF_75 GSR ENABLED
// exemplar attribute FF_74 GSR ENABLED
// exemplar attribute FF_73 GSR ENABLED
// exemplar attribute FF_72 GSR ENABLED
// exemplar attribute FF_71 GSR ENABLED
// exemplar attribute FF_70 GSR ENABLED
// exemplar attribute FF_69 GSR ENABLED
// exemplar attribute FF_68 GSR ENABLED
// exemplar attribute FF_67 GSR ENABLED
// exemplar attribute FF_66 GSR ENABLED
// exemplar attribute FF_65 GSR ENABLED
// exemplar attribute FF_64 GSR ENABLED
// exemplar attribute FF_63 GSR ENABLED
// exemplar attribute FF_62 GSR ENABLED
// exemplar attribute FF_61 GSR ENABLED
// exemplar attribute FF_60 GSR ENABLED
// exemplar attribute FF_59 GSR ENABLED
// exemplar attribute FF_58 GSR ENABLED
// exemplar attribute FF_57 GSR ENABLED
// exemplar attribute FF_56 GSR ENABLED
// exemplar attribute FF_55 GSR ENABLED
// exemplar attribute FF_54 GSR ENABLED
// exemplar attribute FF_53 GSR ENABLED
// exemplar attribute FF_52 GSR ENABLED
// exemplar attribute FF_51 GSR ENABLED
// exemplar attribute FF_50 GSR ENABLED
// exemplar attribute FF_49 GSR ENABLED
// exemplar attribute FF_48 GSR ENABLED
// exemplar attribute FF_47 GSR ENABLED
// exemplar attribute FF_46 GSR ENABLED
// exemplar attribute FF_45 GSR ENABLED
// exemplar attribute FF_44 GSR ENABLED
// exemplar attribute FF_43 GSR ENABLED
// exemplar attribute FF_42 GSR ENABLED
// exemplar attribute FF_41 GSR ENABLED
// exemplar attribute FF_40 GSR ENABLED
// exemplar attribute FF_39 GSR ENABLED
// exemplar attribute FF_38 GSR ENABLED
// exemplar attribute FF_37 GSR ENABLED
// exemplar attribute FF_36 GSR ENABLED
// exemplar attribute FF_35 GSR ENABLED
// exemplar attribute FF_34 GSR ENABLED
// exemplar attribute FF_33 GSR ENABLED
// exemplar attribute FF_32 GSR ENABLED
// exemplar attribute FF_31 GSR ENABLED
// exemplar attribute FF_30 GSR ENABLED
// exemplar attribute FF_29 GSR ENABLED
// exemplar attribute FF_28 GSR ENABLED
// exemplar attribute FF_27 GSR ENABLED
// exemplar attribute FF_26 GSR ENABLED
// exemplar attribute FF_25 GSR ENABLED
// exemplar attribute FF_24 GSR ENABLED
// exemplar attribute FF_23 GSR ENABLED
// exemplar attribute FF_22 GSR ENABLED
// exemplar attribute FF_21 GSR ENABLED
// exemplar attribute FF_20 GSR ENABLED
// exemplar attribute FF_19 GSR ENABLED
// exemplar attribute FF_18 GSR ENABLED
// exemplar attribute FF_17 GSR ENABLED
// exemplar attribute FF_16 GSR ENABLED
// exemplar attribute FF_15 GSR ENABLED
// exemplar attribute FF_14 GSR ENABLED
// exemplar attribute FF_13 GSR ENABLED
// exemplar attribute FF_12 GSR ENABLED
// exemplar attribute FF_11 GSR ENABLED
// exemplar attribute FF_10 GSR ENABLED
// exemplar attribute FF_9 GSR ENABLED
// exemplar attribute FF_8 GSR ENABLED
// exemplar attribute FF_7 GSR ENABLED
// exemplar attribute FF_6 GSR ENABLED
// exemplar attribute FF_5 GSR ENABLED
// exemplar attribute FF_4 GSR ENABLED
// exemplar attribute FF_3 GSR ENABLED
// exemplar attribute FF_2 GSR ENABLED
// exemplar attribute FF_1 GSR ENABLED
// exemplar attribute FF_0 GSR ENABLED
// exemplar end
endmodule
Loading...
马建仓 AI 助手
尝试更多
代码解读
代码找茬
代码优化
Verilog
1
https://gitee.com/zdevt/1bitSDR.git
git@gitee.com:zdevt/1bitSDR.git
zdevt
1bitSDR
1bitSDR
master

搜索帮助