projects/soc目录下存放了接入ysyxSoC的示例程序。源码中只有一个占位符,能够通过编译但不能正常运行。 要使用该框架,需要先按照 ysyx SoC 的 readme 完成 命名规范 和 CPU 内部修改 两个步骤,得到 ysyx_21xxxx.v,
最近更新: 2个月前The ICsprout 55nm Open Source PDK (hereinafter referred to as this PDK) is an open source Process Design Kit independently developed by ICsprout In...
最近更新: 2个月前🌳 A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, AM and di...
最近更新: 5个月前🌳The next generation integrated development environment for processor design and verification.It has multi-hardware language support, open source I...
最近更新: 5个月前一篇全面的 Bluespec SystemVerilog (BSV) 中文教程,介绍了BSV的调度、FIFO数据流、多态等高级特性,展示了BSV相比于传统Verilog开发的优势。
最近更新: 11个月前`一生一芯`开发框架早期笔记分支,chisel块曾有bug落后另一分支,已修复,verilog块有一些起步demo,注重对原版的注释,现【保留可能适合科班高手使用的简约difftest输出】作为异步调试分支对比另一【difftest汉化友善冗余输出中文的 https://gitee.com/r...
最近更新: 1年前Portable games console, designed from scratch: CPU, graphics, PCB, and the kitchen sink
最近更新: 1年多前Define the Most Advanced AI Camera The open-source, modular design, and programmable system to build your next vision AI project
最近更新: 1年多前